ABSTRACT: ZDDQ testing has become an important contributor to quality improvement of CMOS ICs. This paper describes high resolution ZDDQ characterization and testing (from the sub-nA to yA level) and outlines test hardware and software issues. The physical basis of ZDDQ is discussed. Methods for statistical analysis of ZDDQ data are examined, as interpretation of the data is often as important as the measurement itself. Applications of these methods to set reasonable test limits for detecting defective product are demonstrated.
INTRODUCTION
Improved ZDDQ testing for defect detection in CMOS ICs requires that ZDDQ be measured to high resolution. This requires understanding of the physical contributions to ID, , , as well as how seriously the test environment can affect the measurement. Once data are collected, analysis is very important to determine true IC behavior and to improve the process. Sandia National Laboratories has performed high resolution ZDDQ measurements and correlated results with similar measurements taken from production IC test equipment. This paper is intended as a guide to making the most accurate IDDQ measurements possible, resulting in enhanced detection of defects such as the microprocessor gate oxide short in Fig. 1 . This paper is also a guide to determine what data to obtain, how to display results, and how to compensate for limitations.
The following sections describe various aspects of high resolution ZDDQ testing. Section I1 outlines physical origins of ZDDQ and provides data on how voltage and temperature affect the measurement, Section I11 reviews tester hardware and software issues that affect accurate ZDDQ measurement. Section 111 also describes a characterization procedure used prior to production testing to determine how the production test environment affects the ZDDQ measurement. Section IV describes different statistical techniques used to evaluate ICs based on IDDQ values and also suggests options for data analysis to maximize results with reduced data storage. Section V and the Appendix compare data with theory.
PHYSICS OF ZDDQ -EXAMPLE DATA

IDDQ and Reverse Bias p n Junction Saturation Current
Transistor off-state current (Ioff) is the drain current when the gate-to-source and source-to-substrate bias voltages (VGS and VSB) are zero. Long channel transistors, approximately defined as those above 0.5 ym channel length, have one dominant and one secondary off-state leakage mechanism. The dominant leakage mechanism is the diode reverse bias saturation current of the drainsubstrate (well) and substrate-well pn junctions. The secondary leakage mechanism is source-to-drain current due to the weak inversion bias state. At the higher threshold voltages (V,) of long channel transistors, the weak inversion leakage current is in the femtoamp range while the reverse bias saturation contribution can be three orders of magnitude higher (in the 1-3 pA range). For long channel transistors, the contribution from weak inversion current is usually negligible.
ZDDQ of a nondefective CMOS IC is the sum of all individual transistor off-state currents, the reverse bias saturation current of the well-to-substrate junctions, plus any parasitic leakage. In any logic state, slightly more than half of the transistors in a CMOS IC are usually off. (2) for an n+p junction [ 11.
The first right-hand side term (RI) is the diffusion current across the junction and the second (R2) is generation current from electron-hole pairs that are subsequently ejected from the high electric field of the depletion region. 
~D D Q Temperature and Voltage Variation
Fig. 3 shows a IDDQ temperature and voltage dependence for two types of CMOS ICs. One is the SA3865 (the Sandia 80C5 1 above). The 25 "C ZDDQ value for this IC at V D~ = 5.5 V is approximately 500 PA. The values from -5 "C and higher follow a log distribution while the values below -5 "C tend to flatten out. This is due to the input pins having voltages with just enough offset from VDD or V~S to contribute positively or negatively to IDDQ and to affect the accuracy of the overall measurement at low temperature. The ZDDQ values for a 1M-bit SRAM are also shown in Fig. 3 . They also follow a log distribution; however, the slope does not flatten out at low temperatures. Section V and the Appendix discuss these data and show equations comparing the behavior of reverse bias leakage current with subthreshold current.
For large transistor count, small geometry ICs, there is concern (and limited supporting data) that the subthreshold current leakage at room temperature increases so much that it masks the contribution to ZDDQ of many defects. The data in Fig. 3 suggest that ZDDQ measurement at lower temperature (down to -55 "C) may be practical for those ICs with ZDDQ of 2 uA or more at room temperature.
TESTER ENVIRONMENT ISSUES FOR HIGH RESOLUTION ZDDQ TESTING
The tester environment must be controlled to minimize errors caused by measurement offset. Examples of methods for optimizing the tester environment include the following.
0
A low impedance connection between the IC ground pins and tester ground is essential to minimize ground bounce resulting from high current transients during switching of the input and output pins. Ground bounce settling time affects the ZDDQ measurement.
During ZDDQ measurement, the input high and low voltage levels must match the power and ground potentials as closely as possible. Condition 1 (input driver voltage having higher voltage than VDD or lower than VSS) can affect ZDDQ due to circuitry such as protection diodes being slightly biased relative to VDD or Vss. Condition 2 (input driver voltage lower than VDD or higher than VSS) can increase ZDDQ because the normally off input buffer transistors to become slightly more conductive, particularly for smaller geometry input buffers.
Evaluation of condition 1 for the SA3865 unidirectional inputs revealed negligible effect on ZDDQ (and ZS~Q) for input pin voltage offset of +50 mV from VDD or Vss. However, the SA3865 bidirectional pins have holding latches, so any input voltage offset from VDD or Vss causes a significant contribution to ZDDQ (ZSSQ) due to the low impedance of the conducting latch transistors. Condition 2 was evaluated for both the SA3865 and the 1M-bit SRAM. The input voltages were changed in 20 mV increments from -100 mV to +lo0 mV from each rail, over the temperature range from -55 to 125 "C. For both types of ICs, ZDDQ did not change significantly over the input offset and temperature range, indicating the threshold voltages of the input buffer transistors were not low enough to cause appreciable subthreshold leakage for these experiments.
0 If possible, all outputs, 1/0 pins in the output state, and U0 pins in the input state with holding latches for a particular vector should be disconnected from the tester pin electronics prior to the ZDDQ measurement strobe using high impedance switches such as mechanical or solid state relays. This reduces the contributions of tester resistive, capacitive and inductive currents to ground. Tester comparator resistances to ground can vary widely (testers used in this study bad resistances ranging from 10 kQ to well over 10 MQ). The tester I/O circuitry has a capacitance from about 30 to 50 pF per pin. A tester that will be used for ZDDQ measurement should have either a very high comparator impedance to ground or have circuitry to rapidly switch to a high impedance comparator.
0 Time set switching "on the fly" (test vector rate variation from one vector to the next) is useful when running a vector set to precondition ICs for ZDDQ measurement states, such as performing an initialization or reset sequence prior to functional vectors.
For example, functional test vectors can be run at full speed until an ZDDg-testable vector is reached. The vector rate 1s then reduced to enable ZDDQ measurement (similar to using a single vector "wait state"). The higher functional rate is then applied until the next ZDDQ vector is reached.
0 The ZDDQ measurement strobe should be placed as close to the end of the vector period as possible for maximum settling time. However, the measurement instrument enable signal controlled by the strobe must not have its trailing edge interfere with the logical switching of the next cycle. For ZDDQ measurement instruments that convert current into a voltage, this enable signal voltage should be checked with an oscilloscope to assure ZDDQ has settled and to check for any early or late switching pulses.
Even with these precautions, the tester environment can still affect ZDDQ testing as shown by the following experiment. Forty-nine 8-bit microcontrollers were used to evaluate the ability to acquire and use ZDDQ data. This microcontroller was the SA3865 (described previously).
The 49 ICs were divided into two groups: a low ~D D Q group (< 50 PA) and a high ZDDQ group (> 50 PA). Data were acquired from a production digital tester (Advantest T3342) and analyzed in a variety of ways to compare measurement accuracy and analysis techniques.
The Advantest T3342 has three test circuit options for ZDDQ testing: (1) pass/fail testing using a test head-mounted circuit called the "bit current" option [ 5 ] , (2) measurement using the A-D converter (ADC) on the bit current board, or (3) measurement using the mainframe-mounted precision measurement unit called the "universal DC measurement unit" (UDC). Because ZDDQ measurements for each test vector were desired, the measurement Serial N u m b e r 106 The ZDDQ ADC measurement circuitry supplied with the tester had a specified ZDDQ measurement resolution of k 4 nA and an accuracy of about 2 50 nA for the 6 pA range.
The UDC resolution and accuracy were 0.2 nA and about k 5 nA, respectively. The use of the ADC was preferred because its test rate of about 1 kHz was considerably greater than the UDC test rate of about 1 Hz. However, there was concern that the ADC might not provide sufficiently precise data.
The first experiment used the commercial Advantest T3342 ADC to make ZDDQ measurements. 36,178 test vectors from the production test program were used. These test vectors had a node toggle coverage of 97.03%, which provided a high level of logic activity within the SA3865, assuring that the majority of randomly occurring defects could be detected.
A vector sequence provides more information than a histogram. Fig. 4 IC (SN 281). Some of the variation in the readouts in Fig.  4 was due to the _+ 50 nA ADC accuracy. Measurement accuracy was improved by using the (UDC). Three ICs from the low ZDDQ group were repeatedly tested with the UDC using a small vector set. It was concluded that the actual ZDDQ values for these three ICs were below the current resolution of the UDC. After stabilization, the temperature was controlled to + 0.5 "C. The IDDQ information from these three different measurement methods can be used to determine if the lowest accuracy measurement instrument (in this case, the bit current option) provides sufficiently accurate IC current or if the tester environment. error dominates. The production test limit setting for IDDQ must take this into account, along with two other details: 1) a knowledge of IDDQ variations resulting from defects and 2) initial preproduction data taken on a sample of product. For this IC, an IDDQ limit of 300 nA at 5 V was used for IDDQ testing with the ADC.
Production IDDQ Testing Issues
During another test experiment, a DIP handler was used to automatically control delivery of the next IC to be tested. Experience with this handler revealed a continuity and a high temperature problem, both of which were found by the IDDQ test. The continuity problem was detected not only by the continuity test itself but also because the IDDQ values had much more variation about a mean value than IDDQ values obtained using a tester DUT board with manual IC insertion.
The high temperature problem was caused by heat radiating up the handler support arm from the lower motor and control assembly to the IC conveyor. The symptom was that the first IC to enter the test area had low IDDQ but subsequent ICs had IDDQ ranging from one to three orders of magnitude above the nominal 350 nA measurements. Also, if an IC remained in the test area and was repeatedly tested, IDDQ for that IC was initially at a normal low value but then began to increase, often to over 100 PA. Even if temperature control in the IC staging area and test area was used, IDDQ rose by a factor of 1OX or more. This occurred during a test which had a long test time (several minutes per IC). This problem is reduced for handler test times under 30 seconds. If a handler is used for IDDQ testing, IDDQ and handler characterization should be performed prior to production testing.
Another issue involves Type I1 test errors (when a test passes an IC that should be rejected) that can be caused by accuracy skew during test instrument autoranging. For example, IDDQ data from an autoranging instrument (that was changing up into the 600 pA range) were below a limit of 2.8 PA. However, this instrument takes its first sample measurement in the lowest (6 PA) range, then autoranges to the 600 FA range only if the sample measurement exceeds 6 pA. The measurements in the 600 pA range were used by the tester to determine the padfail condition using the 2.8 pA limit. The accuracy of the 6 uA range was k 50 nA while the accuracy of the 600 uA range was k 4 PA. Since the accuracy of the 600 uA range was near the true IDDQ value, the result was acceptance of ICs that should have been rejected.
IV. STATISTICS
Different IDDQ limits may be selected depending on how the data is interpreted. Subtle differences in IDDQ may not be seen without proper statistical analysis. A careful measurement of the IC (section 111) to obtain true baseline ZDDQ data is very important.
Statistical presentation of IDDQ data usually is more descriptive on a logarithmic scale than a linear scale. Some sample data are used here for illustration. Fig. 8 shows mostly 1-2 nA data points with one IDDQ value at 1 mA, plotted on a linear scale (data points are connected with straight lines). Fig. 9 shows a logarithmic scale of the same data and the linear average and standard deviation of the data. While the variation in the nA data can now be seen, the mA measurement seems to have an inordinate effect on the mean and standard deviation when plotted in this manner Fig. 10 is an alternate data presentation. The average is calculated by taking the average of the logarithms of the data points and then taking the anti-log of this average. An intuitive standard deviation representation on this plot was obtained by taking the standard deviation of the logarithms of the data, adding this to the average of the logarithms of the data, then taking the anti-log of the result and plotting it on a log scale along with the data and log average. This intuitive representation has been used at Sandia when data range widely. 91. An example of these data is shown in Fig 1 1 A defect-free sample lot of IDDQ-teStabk ICs whose currents follow the behavior of those shown in Fig. 3 often has an IDDQ distribution that is approximately Gaussian. Such a data distribution using a sample of ICs is given in Fig. 12 . This histogram shows mean ZDDQ for 376 ICs. Each IC had 128K ZDDQ vectors used to calculate the mean IDDQ values. The shape appears to be Gaussian and includes several outlier ICs outside the apparent normal distribution.
Some companies reject product whose IDDQ values exceed an upper 3 0 limit from the mean of the maximum values for a sample of that product. It is our experience that defects that eventually cause IC "reliability" failures do not correlate to IDDQ above a 30 upper limit for the maximum IDDQ values. Gate oxide shorts, for example, often initially contribute as little as several hundred nanoamps to the overall measurement [lo] . Some defects initially contribute very little current, but later cause IC functional failure, along with IDDQ readings several orders of magnitude above the initial reading. If a 30 limit approach is used, it is better to apply the 3 0 deviation to the mean of the Gaussian portion of the mean histogram of the sample than to the mean of the maximum IDDQ readings of the sample. This provides a better representation of the actual background ID, , .
In Fig. 12 , the Gaussian region has an maximum value of 1.2 /.LA with a mean of 91 2 nA and a standard deviation 0 of 71 nA. This resulted in a upper 3 0 limit of 1.13 FA. Allowing for 150 nA of noise (switching transients and A bridge defect is shown in Fig. 13 . This defect caused an initial IDDQ of 1.6 PA, just over the upper 3 0 limit using the Gaussian region method as described above and below the upper 30 limit for the maximum (exponential-like as in Fig. 11 ) IDDQ values.
376 ICs. Fig. 13 . Bridge defect that caused failure of only the ID,, test (1.6 PA), but eventually caused functional failure during simulated operation.
The setting of the limit using the recommended method detected this defect. This IC passed all functional tests but later failed in operation with a large increase in IDDQ. Several ICs have exhibited a similar type of behavior.
During production testing, companies often report fDOQ data graphically in bins (meaning the maximum value for that IC falls between two predetermined ZDDQ ranges). At the other extreme, vector number and ZDDQ data are recorded for every vector in the vector set. Obviously, the latter method would provide more detail about the process, but the tester time and cost to store these data can cost up to 100 times that of taking binned data.
One compromise method compresses the data using software routines. All vectors are measured and the maximum, minimum, and mean values are determined, and the first few ZDDQ values are written to the test data file. This allows analysis of per-vector measurements and also provides a basis for statistical analysis towards IC statistical process control and improvement. The maximum value needs to be associated with the vector number of that measured value to enable diagnosis of rejected ICs.
V. DISCUSSION
Knowledge of the IC being tested and its undcrlying contributions to IDDQ enable characterization test development for high resolution ZDDQ testing. Using a setup similar to the one presented here, high resolution data can be compared with IC tester data to determine tester environment offsets. This can be supplemented with knowledge of input voltage offsets. An initial limit for IDDQ can be selected for pre-production evaluation. If an IC tester is used that can measure ZDDQ rapidly for a high coverage functional test set, the data can be analyzed iising statistics described in Section IV, where an intelligent choice can be made for the upper 30 limit from the mean.
A common question about IDDQ test data is: Is ZDDQ dominated by reverse bias leakage current or other causes, such as subthreshold leakage current, design-related current, or defect current? The rest of this section discusses how to answer these questions.
If ZDDQ is elevated for all ICs, the reason may be designrelated (e.g. bus contention), or process-related (e.g. incorrect doping levels). High ZDDQ due to the design, layout, process, or defects is often logic state dependent. Fig. 3 showed the ZDDQ variation of two defect-free ZDDQtestable ICs over voltage and temperature. It is outside the scope of this study to exactly fit these data to modeling equations, but these equations and their physical basis help explain the data. In the Appendix, the different effects modeled by equations are analyzed to help explain these IDDQ data. Using these equations, the SA3865 data tend to support normal reverse-bias junction leakage as the dominant mechanism, while subthreshold current may be an additional contributor to the SRAM ZDDQ This may be an indication that short channel effects are beginning to contribute to ZDDQ for the SRAM (other 0.5 pm technologies may have higher or lower contribution from short channel effects). 
VI. CONCLUSION
APPENDIX
The curves in Fig. 3 for the SA3865 and the 1M-bit SRAM differ greatly in magnitude and somewhat in slope (the SA3865 IDDQ values increase more rapidly over temperature). The equations in Section I1 are repeated here:
When reverse bias is applied to a diode, the current saturates at Iva,. However, measurement of IDDQ of an IC may not represent an ideal case. To explain data with modeling equations, effects of individual variables must be considered.
First, n, (the intrinsic carrier concentration) has a temperature dependence [ 111 where M is a constant containing effective mass terms. ni 10 at 25 "C for Si is 1.5 x 10 /an3. The Si bandgap at 25OC is 1.1 eV, and varies less than 2% over the temperature range -55 to 125 "C. This makes M equal to 5 x 10'%m3.
Using (3) , n, at -55 "C is calculated to be 4.1 x 106/cm' and ni at 125 "C is calculated to be 4.3 x l0I2/cm3. Therefore ni increases by a factor of 3.7 x lo3 from -55 to 25 "C and by a factor of 2.8 x lo2 from 25 to 125 "C.
Effective electron-hole lifetime 2, (for the generation term) also varies with temperature as exp[C/kT]. Constant C is dependent on trap levels, junction capture cross-sections and is positive. As the temperature increases, Z , decreases, but it is theorized as only slowly varying with temperature [ 11 and thus would have less of an effect on I,,, than n,.
IDD for the SA3865 increases linearly on the log plot by 3 x 10 from 25 to 125 "C (below about -5 "C IDDQ does not decrease as rapidly due to tester offset). However, for the SRAM the increase in ID,, from -55 to 25 "C is only a factor of 1.7 x lo2 and the increase from 25 to 125 "C is only 1.1 x 10' . This is much less variation than the diffusion term in (2) However, another effect is that as temperature increases the threshold voltage v t h decreases. The v t h range for an Si/SiOz transistor has been measured to be linear over the temperature range -55 to 125 "C and is -4 mV/"C at doping levels of 3 x10i6/cm3 [12] . This could enhance the increase in IDDQ resulting from n, and Z , variation.
Thermal voltage, V, = kT/q, varies also. At 25 "C V, is 25.8 mV. At -55 "C, Vt is 19 mV and at 125 "C, Vt is 34.5 mV. However, in the ideal case for (1) with VDD = 3.3 to 5.5 V, the exponential term is negligible. This is more evident in the SA3865 curves in Fig. 3 , where IDDQ varies little whether VDD = 4.5 V or 5.5 V. This supports reverse bias junction leakage generation as the dominant IDDQ mechanism for the SA3865. The change in current with voltage observed for the SRAM in Fig. 3 depends either on the R2 term of (2) or some other factor.
For long channel silicon ICs, reverse-bias leakage current is dominated by the Rz (generation) term in (2) [I] . If the data at 25 "C from Fig. 3 are used, the ratio of the SRAM current to that of the SA3865 current is approximately 2 x 1 03. Assuming long-channel behavior and approximately equal junction doping concentrations, this translates to
The die areas of the SRAM and SA3865 are about the same (within 10%; the SA3865 having slightly less area than the SRAM). The SRAM transistor count is a factor of 80 greater than the SA3865 transistor count. However, the total junction area of the SRAM would not increase by a factor of 80 over that of the SA3865. It would increase, perhaps by a factor of 5 to 10, due to the junction area increase of the slightly longer die. WD of the junctions for both devices would not vary more than 20% for doping concentrations in the 1OI6 -10 range. Taking all these into account, the ratio in (5) should still be much less than 2 x lo3 (in the 10-50 range). This suggests there is another cause for the increased IDDQ of the SRAM.
Leff for the SA3865 is approximately 1.0 pm and for the SRAM is approximately 0.5 pm. Vth for the SA3865 is approximately 1 .O V and Vth for the SRAM is about 0.8 V at room temperature (taken from IDD vs. VDD curves of the bridge defect in Fig. 13 ). It is theorized that, as transistor channel lengths decrease to 0.5 pm and below, shortchannel effects begin to increase. These effects manifest 17 themselves when for VGS = 0 V and VsB = 0 V the subthreshold current begins to affect the overall IDDQ measurement.
Subthreshold current is dependent on n, and (ps [ 121 cps is linearly related to gate voltage V G~. The subthreshold swing St (defined as the change in gate voltage required to effect a decade change in the drain current) varies linearly with temperature. As temperature increases, a greater change in gate voltage is required to cause a decade change in drain current, so S, increases.
Subthreshold current is independent of drain voltage tor Vo > 3kT/q for long-channel devices (e.g for the otf transistor in an inverter). However, for short-channel devices, drain voltage increase has the same effect as raising S, [ 131, increasing subthreshold current in the weak inversion region.
The SRAM data in Fig. 3 indicate that the percentage difference in IDDQ caused by the change in VDD (not VGs) from 4.5 to 5.5 V decreases from low to high temperature (from 60% at -55 "C to 25% at 125 "C). 
